METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

5

10

15

20

Field of the Invention

The present invention relates to a method of manufacturing a semiconductor device, and more particularly, to a method of manufacturing a semiconductor device capable of securing a low operation voltage of the device by improving the uniformity of an ion implantation layer for controlling the threshold voltage of transistors or memory devices.

Background of the Related Art

In order to manufacture the semiconductor devices, an ion implantation process as well as deposition and etch processes must be inevitably implemented.

Of them, a method of manufacturing a flash memory device will be now described in short. A well and an ion implantation layer for controlling the threshold voltage are first sequentially formed in the active region by means of the ion implantation process. A stack structure of a tunnel oxide film and a first polysilicon layer is formed in a pattern vertical to the word line direction. A dielectric film and a second polysilicon layer are then sequentially formed. Next, the second polysilicon layer and the dielectric film are patterned to form a control gate. The first polysilicon layer is then patterned to form a floating

gate. Thus, the flash memory device is completed.

In the above, an isolation film is formed, by forming a trench while patterning the first polysilicon layer and the tunnel oxide film through a patterning process and then burying an insulating material, in a state that the tunnel oxide film and the first polysilicon layer are formed and a pad nitride film is formed on the first polysilicon layer. If the isolation film is thus formed by applying a SA-STI (self aligned-shallow trench isolation) structure, it is possible to minimize damage of the tunnel oxide film and the tunnel oxide film from being formed too thinly.

Meanwhile, in case where a high voltage NMOS transistor to be used as a transistor for a X decoder and a cell transistor are manufactured by the above process in a NAND type flash device, a high voltage is applied to a p-well region and a junction region. For this reason, the source/drain junction region is not formed using a common plus junction but formed using a DDD (double doped drain) junction process and a plug ion implantation process. In this DDD junction, however, it is required that the dose of implanted impurity be reduced in order to improve a breakdown voltage characteristic for application of the high voltage. Due to this, not only the operating voltage of below 1.0V required in the transistor is increased but also it is difficult to secure the operating voltage of below 1.0V even with the dose of the impurity implanted in order to control the threshold voltage of the channel region. Also, although the ion implantation layer for controlling the threshold voltage is usually formed using the medium current ion implanter, it is more difficult to secure the operating voltage of below 1.0V in controlling the threshold

voltage through the minimum ion implantation necessary for securing uniform ion implantation distribution.

SUMMARY OF THE INVENTION

5

10

15

20

Accordingly, the present invention is contrived to substantially obviate one or more problems due to limitations and disadvantages of the related art, and an object of the present invention is to provide a method of manufacturing a semiconductor device capable of manufacturing a transistors or flash memory cells of a low operation voltage whole securing uniform distribution characteristics of an implanted impurity, in such a manner that an impurity of the minimum dose capable of securing the uniformity is implanted and the implanted impurity is then out diffused by a cleaning process to control the retained dose of the impurity, in an ion implantation process for controlling the threshold voltage of the semiconductor devices such as the transistors or the flash memory cells.

Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a method of manufacturing a semiconductor device according to an embodiment of the present invention is characterized in that it comprises the steps of providing a semiconductor substrate for a given process is implemented in order to form a semiconductor device, forming an ion implantation layer by means of an ion implantation process, and controlling the impurity concentration of the ion implantation layer by means of a cleaning process.

5

10

15

20

In the above, the ion implantation layer may be formed by implanting an impurity of 1E11 \sim 1E13 ion/cm² with energy of 5 \sim 50keV. At this time, boron may be implanted as the impurity and the impurity may be implanted at an angle of 3 \sim 13°.

Meanwhile, the cleaning process is implemented using a solution of fluoric acid series and the concentration of the impurity is reduced by out gassing the impurity. At this time, the solution of a fluoric acid series may employ diluted HF in which H_2O :HF is mixed in the ratio of 1:1 ~ 50:1 as an undiluted solution. This cleaning process may control the concentration of the remaining impurity by controlling the concentration of the solution or the progress time. In the cleaning process, a SC-1(NH₄OH/H₂O₂/H₂O) solution may be added together to remove a native oxide film on the surface of the semiconductor substrate, so that out gassing of the impurity is activated.

The method may further comprise the steps of after the concentration of the impurity is controlled, sequentially forming a tunnel oxide film and a first polysilicon layer over a semiconductor substrate and then implementing patterning, forming an isolation film in an isolation region of the semiconductor substrate, sequentially forming a dielectric film, a second polysilicon layer and a silicide layer on the entire structure of the semiconductor substrate, sequentially patterning the silicide layer, the second polysilicon layer and the dielectric film by means of an etch process using a control gate mask, patterning the first polysilicon layer by means of a self-aligned etch process, and forming source/drain in the semiconductor substrate around the first polysilicon layer. At this time, the source/drain may have a DDD junction structure.

In another aspect of the present invention, it is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

10

15

20

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments of the invention in conjunction with the accompanying drawings, in which:

FIG. $1A \sim FIG$. 1F are cross-sectional views of semiconductor devices for explaining a method of manufacturing the device according to an embodiment of the present invention, and

FIG. 2 is a characteristic graph illustrating distribution characteristic of an impurity depending on the depth after the concentration of the impurity is adjusted in FIG. 1B.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, in which like reference numerals are used to identify the same or similar parts.

5

10

15

20

FIG. $1A \sim FIG$. 1F are cross-sectional views of semiconductor devices for explaining a method of manufacturing the device according to an embodiment of the present invention.

Referring to FIG. 1A, a well 102 is formed in a semiconductor substrate 101 by means of an ion implantation process. An ion implantation layer 103 is then formed at a given depth of the well 102 by means of an ion implantation process in order to control the threshold voltage of a transistor or a semiconductor device such as a flash memory cell. At this time, the well 102 may be formed to have a triple well structure or a single well structure depending on the operating voltage of the semiconductor device to be formed in a subsequent process. Furthermore, ion implantation may not be implemented for a region where a high voltage NMOS transistor will be formed and a p type substrate itself may be used along with the well.

Meanwhile, the ion implantation layer 103 for controlling the threshold voltage may be formed by implanting an impurity of $1E11 \sim 1E13$ ion/cm² with energy of $5 \sim 50$ keV. At this time, the impurity may include boron and may be implanted at an angle of $3 \sim 13^{\circ}$ in order to prevent generation of channeling due to implantation of the impurity.

Turning to FIG. 1B, in order to control the threshold voltage of a

transistor or a flash memory cell to be formed in a subsequent process, the impurity concentration of the ion implantation layer 103 is reduced. At this time, the impurity concentration of the ion implantation layer 103 may be reduced by out gassing boron through a cleaning process. The cleaning process may employ a fluoric acid (HF) series solution as an undiluted solution or hydrofluoric acid where $H_2O:HF$ is mixed in the ratio of 1:1 \sim 50:1 as the undiluted solution. This cleaning process may control the concentration of the remaining impurity by adjusting the concentration of the solution and the progress time. Out gassing of boron may be activated by adding a SC-1 (NH₄OH/H₂O₂/H₂O) solution to remove a native oxide film on the surface of the substrate 101.

10

15

20

Distribution characteristics of the impurity when the impurity concentration of the ion implantation layer 103 for controlling the threshold voltage is reduced by the cleaning process is as follows. FIG. 2 is a characteristic graph illustrating distribution characteristic of an impurity depending on the depth after the concentration of the impurity is adjusted in FIG. 1B.

Turning to FIG. 2, distribution characteristics of the impurity such as a first curve 201 is normally obtained after the impurity implantation process is implemented. In case where a raid thermal process is implemented in order to activate the impurity, distribution characteristics of the impurity such as a second curve 202 is obtained. Meanwhile, as in the above, in case where the impurity concentration of the ion implantation layer 103 is controlled by the cleaning process, distribution characteristics of the impurity such as a third

curve 202 is obtained. After comparing the second curve 202 and the third curve 203, it could be seen that the case where the concentration of the impurity is lowered by the cleaning process and the case where the rapid thermal process is implemented have a similar pattern in the distribution characteristics except for the concentration of the impurity. It is possible to lower the operating voltage of the device below 1.0V, by lowering only the concentration of the impurity while securing a uniform distribution characteristic with the same distribution pattern.

Next, a transistor or a flash memory cell may be formed in the semiconductor substrate 101 in which the well 102 is formed. The process of forming the flash memory cell will be now described.

Referring to FIG. 1C, a tunnel oxide film 104 and a first polysilicon layer 105 for forming a floating gate are sequentially formed over the semiconductor substrate 101. At this time, the tunnel oxide film 104 is formed by a wet oxidization process at a temperature of $750 \sim 800 \,^{\circ}\text{C}$ and is then annealed under nitrogen atmosphere at a temperature of $900 \sim 910 \,^{\circ}\text{C}$ for $20 \sim 30 \,^{\circ}\text{minutes}$, so that the interfacial defect density between the semiconductor substrate 101 and the tunnel oxide film 104 is minimized. Meanwhile, the first polysilicon layer 105 is formed using a doped polysilicon layer the grain size of which is minimized, by means of a LP-CVD (low pressure chemical vapor deposition) method using SiH₄ or Si₂H₆ and PH₃ gas at a temperature of $580 \sim 620 \,^{\circ}\text{C}$ under a low pressure of $0.1 \sim 3 \,^{\circ}\text{Torr}$. At this time, the concentration of the impurity (P) in the doped polysilicon layer is controlled to a level of $1.5 \,^{\circ}\text{E}20 \sim 3.0 \,^{\circ}\text{E}20$ atoms/cc and is formed in thickness

of $250 \sim 500 \,\text{Å}$.

10

15

20

By reference to FIG. 1D, a pad nitride film (not shown) in which an isolation region is defined is formed on the first polysilicon layer 105. The first polysilicon layer 105 and the tunnel oxide film 104 are then sequentially patterned. At this time, the pad nitride film may be formed in thickness of 900 ~ 2000 Å by means of the LP-CVD method. Thereafter, the substrate 101 in the isolation region is etched to form a trench. An insulating material is then buried to form an isolation film 106 of a STI (shallow trench isolation) structure.

Turning to FIG. 1E, after the pad nitride film is removed, a dielectric film 107, a second polysilicon layer 108 for forming a control gate and a silicide layer 109 are sequentially formed. At this time, before the dielectric film 107 is formed, a polysilicon layer may be additionally formed on the first polysilicon layer 105 in order to increase the coupling ratio of the floating gate. Next, the silicide layer 109, the second polysilicon layer 108 and the dielectric film 107 are sequentially patterned by means of an etch process using the control gate as a mask. The first polysilicon layer 105 is then patterned by a self-aligned etch process.

In the above, the polysilicon layer that is additionally formed on the first polysilicon layer 105 may be formed in thickness of $400 \sim 1000\,\text{Å}$. Meanwhile, the dielectric film 107 may have an ONO structure in which $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$ are sequentially stacked. At this time, the SiO_2 film is formed, by forming a HTO (hot temperature oxide) film formed using DCS (SiH₂Cl₂) and N₂O gas having good voltage-resistant characteristic and TDDB

(time dependent dielectric breakdown) characteristic as a source gas in thickness of $35 \sim 60\,\text{Å}$, loading the semiconductor substrate onto the chamber at a loading temperature of $600 \sim 700\,^{\circ}\text{C}$ and then implementing the LP-CVD method at a temperature of $810 \sim 850\,^{\circ}\text{C}$ under a low pressure of $0.1 \sim 3\text{Torr}$. Meanwhile, the Si_3N_4 film is formed in thickness of $50 \sim 65\,\text{Å}$ and is formed by means of the LP-CVD method using NH₃ and DCS gas at a temperature of $650 \sim 800\,^{\circ}\text{C}$ under a pressure of $1 \sim 3\text{Torr}$.

5

10

15

20

By reference to FIG. 1F, source/drain 110 is formed in the substrate 101 around the first polysilicon layer 105. At this time, the source/drain 110 may be formed to have a DDD (double doped drain) junction structure in order to increase the breakdown voltage against the high voltage. In case where the source/drain 110 is formed to have the DDD junction structure in order to manufacture the high voltage semiconductor devices, doping of a positive type that is further low is required within the channel junction of the semiconductor device that operates with the common voltage.

Thereby, a flash memory cell having a low operating voltage is manufactured.

The process of controlling the impurity concentration of the ion implantation layer for controlling the threshold voltage is not limited to the ion implantation layer for controlling the threshold voltage but could be applied to all processes implemented to control the concentration of the impurity after the ion implantation process is implemented.

As described above, the present invention can have the following new effects through the mentioned method.

First, the concentration of the ion implantation layer for controlling the threshold voltage is lowered by means of the cleaning process. Therefore, the ion implantation layer could be formed with the minimum dose of implantation while keeping a good distribution characteristic.

5

10

15

20

Second, conventionally, it was impossible to prohibit a TED (transient enhanced diffusion) phenomenon of an impurity implanted in order to control the threshold voltage. Furthermore, it was difficult to prevent degradation in the film quality of the tunnel oxide film or the gate oxide film due to out gassing of F when BF₂ is implanted in order to form a shallow channel within a channel junction. In the contrast, the present invention could prevent the TED phenomenon or degradation of the film quality of the oxide film by only implanting boron by surface focus out gassing.

Third, it is possible to prevent in advance degradation in the film quality of the oxide film by a hall effect of a NAND flash device using a FN tunneling due to Vt adjust profile for controlling a steep threshold voltage within the effective channel length. It is thus possible to secure an outstanding date retention characteristic.

Fourth, the retained dose of the impurity for controlling the threshold voltage is increased. It could be flexibly applied to an oxide film such as a NO gate as well as pure thermal oxide.

The forgoing embodiments are merely exemplary and are not to be construed as limiting the present invention. The present teachings can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims.

Many alternatives, modifications, and variations will be apparent to those skilled in the art.